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1. Introduction 
Nowadays, by the spreading of LSI circuits and microprocessors, special 
attention is paid also in this country to the methods of designing and producing 
MOSjLSI circuits. The computer-aided simulation of MOS circuits is one of 
the most important design methods. For this circuit simulation a circuit 
analysis program is needed with satisfactorily accurate built-in models of the 
required semiconductor devices - in this case, of the MOS transistors. Simu-
lation of more complicated circuits, exceeding the efficiency of the usual cir-
cuit analysis programs, is only possible by substituting some well-known, 
related parts of the original circuit by functional macromodels. 
In this paper a MOS transistor model is presented, taking also 
the second-order effects into consideration and then a functional model of 
the MOS R-S flip-flop, equivalent in describing its transistors to the lVIOS 
model but having more simple circuitry is shown. In order to demonstrate 
the application of the models, transient analysis results of more complicated 
MOSjLSI circuits are given. The models 'were integrated into the TRANZ-
TRAN nonlinear circuit analysis program 'which 'was developed at the Depart-
ment of Electron Devices some ten years ago and has been used in many 
computer centres in this country [I, 2]. The circuit analysis treated in this 
paper 'was executed by the TRANZ-TRAN variant adapted to the ICT 1905 
computer of the Central Research Institute for Physics [3]. 
2. Short survey of the literature 
The practical realization of MOS devices and the explanation of their 
functioning is especially the merit of HEIMAN and HOFSTEIN [4]. Solution 
of the basic physical equations in order to get the device characteristics was 
done first of all hy IHANTOLA and MOLL [5] and by SAH [6]. Lot of papers 
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have been discussing the modelling problems of the MOS devices from the 
sixties till now. The works bylMEYER [7], MERCKEL et aI. [8] and JEl'iKINS et 
aI. [9] should be mentioned, the latter giving a good survey of the whole 
subject up to 1973. Later the models were made more exact [10-14]. 
A MOS-ol'iented circuit analysis program was also pub- lished [15] and some 
experiments on simple functional models reported [16-17]. In this country, 
the pioneering work by Tarnay and his group should be mentioned [18-23], 
looking back to more than ten years. 
3. The TRANZ-TRAN MOS transistor model and its application 
The TRANZ-TRAN circuit analysis program has had a built-in MOS 
transistor model from the beginning [1,2]. However, the model discussed here 
makes possible an exacter simulation. This model is valid first of all for enhance-
ment-type MOS transistors, although - "\vith other starting formulae and 
boundary conditions - a formally hardly different model can be applied for 
depletion-type MOS transistors, too. 
Let us look at the MOS structure shown in Fig. 1. 
For the charge-carriers moving in the channel the transport equation is 
valid, written in one dimension as: 
I n = -q,un . n 
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Fig 1. Section of the 1\10S transistor 
(1) 
Considering the high value of the electric field-strength, the diffusion member 
can be neglected and introducing the effective mobility [24] the differential 
equation of the MOS structure can be written as follows: 
dU 
ID = -q . h . [-Le!! • Q I' dx (2) 
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where, because of charge equilibrium: 
QJ = -(Qo + Qss + QB) (3) 
Introducing the specific gate capacitance, referred to the unity of sur-
face and expressing the charges of the substrate in terms of the voltage across 
the depletion layer [25] the solution of (2) for the triode region of the 1\105 
transistors, after some minor transformations can be given in the form: 
where 
and 
when 
when 
U> Vi 
U < Vi 
[ ( U . 3/2 (U ) 3/2J V; = VTo + V TK • -_--..:..-- ~ + 1) - --YL +1 Vos - UOD .2Wp 2Wp 
The applied constants are: 
VTo = 2Wp - UK - ~s 
o 
(the ideal threshold voltage), and 
where 
Wp 
UK 
q 
Qss 
eH 
- Srq·eH·NA·IWpl 
VTK =3 C 
o 
is the doping-dependent Fermi-level of the semiconductor, 
the contact potential, 
the electron charge, 
the charge represented by the surface states, 
the dielectric constant of the semiconductor, 
the doping concentration in the substrate, 
(4) 
(5) 
(6) 
(7) 
(S) 
NA 
Co the specific capacitance of the gate, referred to the unity of surface. 
The boundary of the saturated region can be determined starting from 
the condition 
~I 
BUDS IUDS=UDBmax 
(9) 
yielding the quadratic equation: 
Ubsmax - [2( Uos - VTo ) :2 r;;:]. U DS max + 
+(Uos - VT )2 -~. VTK • (USB +1) = O. 
o 16 2Wp 
(10) 
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Based on practical experiences , .. -:ith digital circuits, in this model the 
output conductance of the M05 transistors in the saturated region is consid-
ered to be zero as a first approximation by substituting in Eqs (4)-(6) 
(ll) 
and 
U GD = U GS - UDSmax (12) 
for U DS > UDSmax' 
Eqs (4)-(12) furnished an expression for the channel current of the 
de,ice, taking the known effect of the charges stored in the substrate upon 
the characteristics equations into consideration [26], by an apt modification 
of the threshold voltage. 
o 
s 
Fig. 2. TRANZ-TRAN M05 transistor model 
This M05 transistor model [27], shown in Fig. 2. contains - besides the 
current generator representing the channel current, - also the gate resistance 
and gate capacitances (considered as constants) as well as the substrate source 
and substrate drain diodes (and their voltage-dependent capacitances). In 
the normal functioning of the M05 devices, these diodes are biased in reverse 
direction. Thus the model takes the breakdown phenomena of the substrate 
diodes into account, but neglects the gate channel and source drain breakdown. 
The model may also contain a series resistance towards the substrate. Not 
considering this latter resistance Rsu, the application of this model means 
one plus node and six plus branches for each M05 transistor in the circuit 
analysis program. The model assures a perfect drain source symmetry. The 
source current of its main current generator depends upon four symmetric input 
volt ages U GS, U GD, U SE and U DB' 
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Expressions for the temperature dependence are: 
Io(T) = IO(TO) . [1 iX[(T - To)] 
V;(T) = V:;(To) . [1 + iXu(T - To)] 
17 
(13) 
(14) 
In order to apply the model - besides certain data of the MOS transistor -
it is necessary to indicate the parameters of the parasitic diodes (these, however, 
correspond to the data necessary for the simple p-n diode model in the TRANZ-
TRAN program). The parameters necessary for the MOS transistor model are 
sho·wn in Fig. 3. As an example for the application of the model the transient 
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Fig. 3. Catalogue data of the TRANZ-TRAN 110S transistor model 
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Fig. 4. Simplified SIGNETICS 1103 110S RAM 
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analysis results of the SIGNETICS 1103 Silicon-gate MOSjLSI RAlVI are 
shown. The elementary storage cell is seen in Fig. 4, complete "\vith the common 
circuit details [28]. 
In the analysis of the circuit containing 13 MOS transistors, the para-
sitic capacitances of the different lines (WL, RL, etc.) were taken into consider-
ation in terms of constant capacitors in the circuit, omitted in Fig. 4, for 
the sake of simplicity. The transient analysis of this circuit containing 84 
branches and 30 nodes in one transient moment took about 30 seconds on the 
ICT 1905 computer of the Central Research Institute for Physics. In order to 
illw,trate the results, the ADDRESS, CHIP ENABLE and PRECHARGE 
control signals are shown in Fig. 5 and so are the time dependence of the volt-
age across the storage capacitance in the logical "0" and "1" state of the 
cell. The proper functioning of the re'Hiting process of the storage cell can be 
checked on the basis of Fig. 5. 
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Fig. 5. Transient wave forms of the 5IGNETIC5 1103 M05 RAM 
(calculated by the TRANZ-TRAN program) 
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4. TRANZ.TRi\..."N lVIOS R·S flip.flop functional model and its application 
Let us look at the R-S flip-flop shown in Fig. 6. 
The DC. functioning of the circuit can be followed in Fig. 7. This transf!''' 
characteristics surface was computed by the TRANZ-TRAN analysis program 
suhstituting every transistor hy the model discussed earlier. 
Often, however, the functioning of the designed matching circuits is 
more interesting than the flip-flop itself. Evidently, in this case it is hetter to 
construct a circuit diagram - a functional model - reflecting the inner 
functioning at just logical levels, hut simpler than to descrihe the flip-flop at 
a great expenditure of computer time and storage capacity. 
Let us look at Fig. 8, sho-wing the simplified R-S flip-flop circuit, where 
the MOS transistors serving only as loads have been substituted hy constant 
Fig. 6. MOS R-S flip-flop 
Fig. 7. DC. transfer surface of the MOS R-S flip-flop 
2* 
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Fig. 8. Simplified 1\105 R-5 flip-flop 
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Fig. 9. 1\105 R-5 flip-flop functional model 
valued resistors. This circuit has two inputs U R and Us as well as two outputs 
UQ and UQ. The output currents IQ and IQ are seen to depend upon only three 
input voltages besides the supply voltage, to be considered as constant. Accord-
ingly the substituting circuit diagram of the R-S circuit is easy to dra"w (Fig. 9). 
The basic equations of the model are (15) and (16) referring to the two 
current generators, to be completed by the current equations of the capaci-
tances describing the transient behaviour [29]. 
IG! = f(UR, UQ, UQ} (15) 
IGz = f(Us, UQ, UQ} (16) 
IQ = IG + Cry . dUQ 
1 - dt (17) 
dU-IQ = IG + C2 • -_Q (18) 
2 dt 
dUR (19) IR = Cl ·--dt 
dUs (20) Is = Cl ·--dt 
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This R-S functional model needs no excess node, only six excess branches 
(the original circuit involved six excess nodes and thirty-six excess branches). 
Derivation of the source currents of current generators and of the values of 
Cl' C2 capacitances in Fig. 9 is shown in the following. 
Symmetry of the circuit permits to analyze the half flip-flop alone 
shown in Fig. 10. It is a NOR-gate, and its transfer characteristic surface 
is seen in Fig. 11. 
Fig. la. Simplified MOS NOR-gate 
Fig. 11. DC. transfer surface of the MOS NOR-gate 
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The Kirchhoff equation for the node designated by '* in Fig. 10: 
lOUT = ITl + IT2 - IR (21 
gives the source current of the current generator Io/ = hi. With the aid of 
Eqs (4)-(12) in the former item, the other currents in Eq. (21) can be written 
as follows: 
IT1 = F(Ul ) - F(Ul - UOUT) 
IT: = F(U2) - F(U2 - UOUT) 
IR = G· (Vcc - UOUT)' 
By these equations the functions in Eqs (15) and (16) are given. 
(22) 
(23) 
(24) 
The capacitances Cl and C2 in Fig. 9 involve the capacitances between 
the inputs and the ground in the original circuit. Let us look at Fig. 12, where 
the capacitance network of the MOS transistors of the flip-flop is shown (on 
the basis of the model in Fig. 2). Co are gate capacitances, CT are depletion 
layer capacitances of the substrate diodes (practically their maxima have to 
be taken into consideration), while the gate and substrate series resistances 
are neglected. To simplify the problem, however, it has been taken into account 
that the sources and substrates of all transistors are connected to the ground. 
Thus, the parasitic diodes of the source substrate junctions are shunted, and 
their space-charge capacitances have been meglected. 
The resultant capacitances of the circuit at CD and at CD are C2 and Cl' 
Mter some elementary transformations: 
Co' (2CT + Co + CK ) 
2(Co + CT) + CK 
Fig. 12. Capacitance network of the MOS R-S flip-flop 
(25) 
(26) 
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where 
(27) 
The data necessary for the application of the model are summarized in 
Fig. 13. 
The 1\:10S R-S functional macromodel was tested on the leT 1905 com-
puter of the Central Research Institute for Physics by analyzing the transient 
Vcc G Cl C2 
ViD VTK WF 10 
Fig. 13. Catalogue data of the MOS R-S functional model 
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Fig. 14. Simplified MOS J-K master-slave flip-flop 
behaviour of a J-K master-slave flip-flop. The circuit shown in Fig. 14 origi-
nally consisted of 29 nodes and 79 branches reduced to 14 and to 46 respec-
tively, by applying the R-S functional model and the transient analysis of the 
whole circuit for one given transient moment was reduced in time to one-
third, to about 12 sec. It should be noted that in the case of more complicated 
circuits an even better ratio canbe reached. Infinal account, a reduction factor 
of about five in both time and storage capacity can be counted for. 
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Fig. 15. Transient wave forms of the 1105 J-K master-slave flip-flop 
The transient analysis of four clock periods of the J -K master-slave flip-
flop - computed by using the R-S macromodel - can be folIo'wed on Fig. 15, 
and the proper functioning of the circuit can be checked. 
5. Possibilities for further development 
a) In the field of l'vIOS transistor model 
The model can be extended to take second-order effects, such as field 
dependence of the mobility, yariahle yalues for the gate capacitances, channel-
shortening, etc. into account. Among these the introduction of the channel 
shortening effect into the model in the range of saturation is under development. 
h) In the field of functional modelling 
The presented method yields a possibility to construct functional models 
of other MOS/LSI components. 
Neyertheless, the solution of size problems in computer analysis of LSI 
circuits has to he attempted, beside applying functional macromodels, in 
developing circuit analysis programs suiting simultaneous analysis of circuits 
given partly by physical circuit description, partly by Boolean functions. Such 
an analysis iuyolves to create interface hetv{een the physical and the logical 
parts of the circuits. The functional models - as intermediate steps - may he 
used in the solution of this problem. 
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Summary 
The computer-aided design of l\10S/LSI circuits is very important for modern micro-
processors. A 1\10S transistor model is introduced taking second-order effects into consideration, 
and an example is given for functional macromodeling. A }10S R-S flip-flop macromodel 
describing the inner functioning of the original flip-flop only at logical levels but equivalent 
to the original R-S circuit from the point of view of the outer circuit and having simpler cir-
cuitry than the original is presented. The models were integrated to the TRANZ-TRAN 
nonlinear circuit analysis program, and also some results of l\10S/LSI circuit detail transient 
analyses are shown. 
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